A new nonlinear time-domain op-amp macromodel using threshold functions and digitally controlled network elements by Pérez Verdú, Belén et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 23, RO. 4, AUGUST 1988 959 
A New Nonlinear Time-Domain Op-Amp 
Macromodel Using Threshold Functions 
and Digitally Controlled 
Network Elements 
BELEN PEREZ-VERDU, JOSE L. HUERTAS, MEMBER, IEEE, 
AND ANGEL RODR~GUEZ-VAZQUEZ, MEMBER, IEEE 
Abstract -In this paper we present a new general-purpose nonlinear 
macromodel for the time-domain simulation of integrated circuit oper- 
ational amplifiers (op amps), either bipolar or MOS. We can mention 
three main differences between this macromodel and those previously 
reported in the literalure for the time domain. First, all the opamp 
nonlinearities are simulated using threshold elements and digital compo- 
nents, thus making the macromodel well suited for a mixed electrical/ 
logical simulator. Second, the new macromodel exhibits a superior.perfor- 
mance in those cases where the op amp is driven by a very large signal. 
Finally, the macromodel is advantageous in terms of CPU time. Several 
examples are included illustrating all of these advantages. The main 
application of this macromodel is for the accurate simulation of the analog 
part of a combined analog/digital integrated circuit. 
I. INTRODUCTION 
S digital/analog integrated systems are becoming A more and more popular, the demand for simplified 
but still accurate models which handle analog subsystems 
is continuously growing. Analog chip designers ask for 
models that allow them to combine as much accuracy as 
possible with a maximum simulation speedup. 
Resorting to macromodels instead of device-level models 
is a widely used strategy that allows the designer to reduce 
the high computation time required when simulating com- 
plex systems. This is particularly true in many analog 
applications where the basic component is the operational 
amplifier (op amp). Op amps are usually composed of 
15-30 transistors and, in circuits incorporating tens (or 
even hundreds) of them, considerable savings in time can 
be obtained using a macromodel. A secondary advantage 
of macromodels is that determining the parameters of 
every op-amp circuit component (transistor, capacitor, etc.) 
is not needed. Since macromodels only reflect the 
input-output behavior of the op amp, the macromodel 
parameters can be calculated from measurements made at 
the op-amp terminals. Finally, it is worthwhile to mention 
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that macromodels allow us to derive meaningful design 
equations in many practical cases where device-level mod- 
els are senseless due to their inherent high complexity. 
Several op-amp macromodels have been reported in the 
past [1]-[MI, [21], [22]; but only some are intended for 
nonlinear transient simulation [1]-[7], [18], [21], [22], the 
others being exclusively valid or intentionally oriented for 
the frequency domain [8]-[17]. However, two points must 
be put in the foreground with respect to these time-domain 
macromodels. First, they have been developed at a circuit 
level, this fact rendering them specially suited for electrical 
simulators (like SPICE2 [23]) but not adequate for timing 
or switch-level programs. Second, some of them exhibit 
specific problems in those cases where very large ampli- 
tude driving signals are involved [19]. In particular, these 
limitations have considerable influence in nonlinear appli- 
cations, such as oscillators, A/D converters, etc. In mod- 
em-day integrated systems, where digital and analog cir- 
cuits coexist on the same chip, both drawbacks become 
more and more important. On the one hand, a switch-level 
simulator would be able to handle this kind of complex 
system in a more efficient way; on the other hand, those 
systems have to be adurately analyzed although they are 
very nonlinear in nature. 
This paper addresses both points. Section I1 gives a 
critical view of op-amp macromodels in the time domain. 
Based on those criticisms, Section I11 develops the basis 
for a new macromodel suited for timing simulators. Fi- 
nally, Section IV presents results showing the relative 
performance for the new macromodel as compared with 
the ones previously reported in the literature. 
11. A CRITICAL GLIMPSE AT OP-AMP MACROMODELS 
Actual op amps differ significantly from their ideal 
behavior in many aspects. Let us focus on the most im- 
portant of these nonidealities, namely, the frequency- 
dependent voltage gain, the finite input and output resis- 
tances, the offset voltage, the slew-rate limitation, and the 
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Fig. 1. Conceptual op-amp macromodel using nonlinear-controlled sources [l]. 
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Fig. 2. Circuit diagram of the op-amp macromodel by Weil and McNamee [7] 
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Fig. 3. Circuit diagram of the MOS op-amp macromodel by Turchetti and Massetti [SI. 
output voltage-saturation mechanism.' Essentially, all of 
the previously reported macromodels [1]-[7], [18], [21], [22] 
are based on a dominant storage element (a linear capaci- 
tor) and use some linear-controlled sources for modeling 
the frequency-dependent gain. However, they differ signifi- 
cantly in the devices used to represent both the slew rate 
and the voltage saturation. Since the way they represent 
such nonlinearities has a big influence on our ability 
for using each macromodel in a given simulator, it is 
worth discussing the different implementation alternatives. 
Namely, we will consider the following: 
'In MOS amplifiers, the settling time is a very important parameter. 
However, it can be calculated from the slew rate and the frequency- 
dependent gain [5]. 
Class Z - macromodels based on nonlinear-controlled 
sources 111, [2], a typical example of whch is 
shown in Fig. 1; 
Class IZ - macromodels using semiconductor diodes 
[6], [7], the most representative being the 
one shown in Fig. 2 [7]; and 
Class III  -macromodels resorting to two- and three- 
terminal semiconductor devices [ 31-[5], as 
the one shown in Fig. 3 [ 5 ] .  
Macromodels from Class I cannot be incorporated into 
general-purpose simulation programs because nonlinear- 
controlled sources are not available in those simulators. 
On the contrary, such macromodels are the most adequate 
for design purposes, since closed expressions can be de- 
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Fig. 4. Simplified Weil-McNamee macromodel for modeling the frequency-dependent gain, the slew rate, and the 
output-voltage saturation. 
rived more easily for circuits where the op amp is repre- 
sented by controlled sources than for those where macro- 
models of the other classes (using semiconductor devices) 
are used. 
A typical macromodel from Class I1 is the one proposed 
in [7], which is shown in Fig. 2; a simplified version, which 
only covers the aspects we are interested in, is represented 
in Fig. 4. Qualitative as well as quantitative simulation 
results can be read from [19], and we must assert that, in 
our experience, it fits well with the examples we have tried. 
However, two drawbacks are worth consideration in this 
case. First, this macromodel uses semiconductor diodes for 
simulating the static and dynamic nonlinearities of an op 
amp; since semiconductor devices other than MOS tran- 
sistors are not available in many timing simulators, the 
range of usefulness of this macromodel is restricted to 
electrical simulators, which are not well-suited for com- 
bined digital/analog systems. Of course, diodes can be 
substituted by diode-connected MOS transistors, but if 
this is the case, we will handle again a high number of 
transistors. The second problem is concerned with the 
diodes themselves because of the exponential nature of the 
diode function. Thus, a trade-off must be established be- 
tween accuracy and speed for any situation. 
In principle, macromodels pertaining to Class 111 can be 
exclusively used at the electrical level (in SPICE2 [23], for 
instance) because bipolar devices are not available at a 
higher abstraction level. However, in some cases [5] we can 
resort to either electrical- or switch-level (DIANA [24], 
SPLICE [25], etc.) simulators, since a model for the MOS 
transistor is usually included in these two simulation levels. 
Anyhow, in the latter case: 1) the overall simulation accu- 
racy is very much dependent on the MOS model itself, this 
model being much more precise at the electrical level than 
at the switch level; 2) the number of three-terminal devices 
means a relatively high calculation overhead as well as the 
need of determining many parameters; and 3) since diodes 
have to be simulated by MOS transistors, a difficult com- 
promise between accuracy and speed must be established 
a priori. 
In fact, each macromodel class is different from the 
others in its particular way of charging a linear capacitor 
and modeling the nonlinear dynamics of the op amp. 
Thus, the general working principle of both Classes I1 and 
I11 can be roughly understood from the study of the 
conceptual model included in Class I. Therefore, although 
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Fig. 5. Simplified conceptual o amp macromodel for modeling the 
frequency-dependent gam, the sfiw rate, and the output-voltage satura- 
tion. 
there is an intimate connection among the three classes, in 
the next section we will pay attention to the first one 
because we will derive a new interesting class from it. 
111. A NEW MACROMODEL FOR THE TIME DOMAIN 
A. Objectives 
Evolving from considerations made in the preceding 
section, we faced the problem of developing a new time- 
domain macromodel following three guidelines: 
1) the macromodel has to be built from the component 
set available in a timing or switch-level simulator, 
i.e., two-terminal linear elements, linearly controlled 
sources, switches, digital gates, etc.; 
the new model must be able to handle both the low- 
and the high-frequency range of the op-amp behav- 
ior, including its nonlinearities. That means poten- 
tial for accurate nonlinear transient analysis; and 
the macromodel must retain a basic analytical form, 
thus allowing formulation of meaningful design 
equations for any practical circuit composed of op 
amps. 
2) 
3) 
These three objectives can be reached when a Class I 
macromodel is modified in two ways: first, eliminating 
some drawbacks of that model due to an incomplete 
representation of its dynamics, and second, implementing 
the model nonlinearities by using a combination of linear- 
controlled sources, switches, and digital gates. 
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macromodel. 
Fig. 6. Wien-Bridge oscillator: (a) circuit diagram; and (b) conceptual 
B. Inaccuracies in Class I Macromodels 
A macromodel of Class I is shown in Fig. 1 [l]. This 
model is simplified for our purposes in Fig. 5, where the 
circuit elements used to represent the input and output 
resistances as well as the hgher frequency poles of the op 
amp have been dropped for simplicity, since they are not 
important in th s  discussion and can be added very easily. 
Let us consider the Wien-Bridge oscillator shown in Fig. 
6(a). Fig. 6(b) depicts an equivalent circuit when the 
macromodel in Fig. 5 is employed for substituting the op 
amp. A routine analysis gives the state equations for the 
network: 
where 
(3) 
(4) 
f c ( x )  =:[Ix + E-1- I X  - E + ( +  E+ - E - ] .  (6) 
We have proceeded to design and build up several 
oscillators, by changing K and the RC product. These 
circuits were based on the use of pA741 op amps, whose 
TABLE I 
EXPERIMENTAL RESULTS AND SIMULATION RESULTS USING THE 
DIFFERENT OSCILLATION FREQUENCIES 
MODEL IN [I] FOR THE WIEN-BRIDGE OSCILLATOR AND FOR 
I Design values 1 Experimental results I Simulation results I Errors, Yo I 
parameters were measured in the laboratory. When the 
above general equations are simulated using a fourth-order 
Runge-Kutta integration algorithm, the result is Table I, 
which gives a comparison between predicted and empirical 
data for the actual oscillators that were under study. In all 
the cases, the value of the amplitude corresponds to the 
signal uc2 measured at the positive input lead of the op 
amp. The op-amp output voltage saturation levels were 
= - +15 V. For low oscillation frequencies ( G 12.2 kHz in 
our case), the output of the op amp is saturated and an 
important disparity between simulation and experience is 
exhibited. On average, an error higher than 20 percent 
could be expected in both the frequency and the amplitude 
of the oscillations. For hgh frequencies (212 .2  kHz), the 
accuracy in the calculation of the frequency increases a lot 
(average error of 0.7 percent) while the improvement in the 
accuracy of the amplitude is not significant. 
A qualitative interpretation of these disparities can be 
derived from Fig. 7, where some interesting waveforms are 
plotted for both an experimental circuit (Fig. 7(a)) and its 
simulated counterpart (Fig. 7(b)). These signals correspond 
to the Wien-Bridge oscillator in Fig. 6(a) with the de- 
sign parameters trimmed to be K = 3.5 and (1/RC) = 
11 915 s-'. For the sake of clarity we have divided the time 
axis in Fig. 7 into several intervals, whch are associated 
with different mechanisms during the network operation. 
Thus, inside ( a ,  b )  the circuit and its model are operating 
in the positive output saturation region. After the time 
instance t = b there is an important disparity between the 
two entities, since the actual circuit goes out of saturation 
while the model still remains in saturation until the time 
instance t = b'. A similar situation happens in the negative 
saturation region. Looking at Fig. 6(b), we postulate that 
the delays appearing in the simulation could be due to the 
accumulation of a supplementary charge in the capacitor 
C, during the time interval in which the output of the op 
amp is saturated, accumulation which does not correspond 
to a physical mechanism. In other words, the disparities 
are due to the absence in the macromodel of a circuit 
element that can stop the process of delivering charge to 
C, when the output saturation is reached. 
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Fig. 7. (a) Experimental waveforms measured from the circuit in Fig. 6(a) for K = 3 5 and ( l / R C )  = 11 915 SKI; and 
(b) corresponding simulated waveforms obtained from the model in Fig. 6(b). 
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Fig. 8. Modified conceptual op-amp macromodel. 
C. Basic Digital& Controlled Macromodel gain, the different op-amp nonlinearities being modeled by 
digitally controlled analog switches. Let us explain in more 
Turning back to the conceptual model in Fig. 5, we will detail the of these nohearities. 
consider first the introduction of a network mechanism for = 
limiting the charge of capacitor ca. It Can be done bY is implemented in Fig. 9 by a linear voltage-con- 
connecting a nonlinear resistor across this resistor trolled current source,.. two constant current sources, and 
having the CUrrent-VOltage characteristic Shown in Fig. 8. the three switches labeled s, s, and s, are 
However, the model in Fig. 8 is not adequate for Our controlled by the digital variables Z,, Z,, and Z,, respec- 
Purposes be~ause: a) it relies On ~ ~ n h ~ - c o n t r o ~ l e d  tiv ly. These digital variables are generated by the circuit 
sources, not available in timing ShUlatOrs, and b) it is in Fig. 9(b), which employs two threshold elements. When 
prone to numerical latch-up [19]. the op-amp differential input is higher than d+ ,  switch S, 
In order to Circumvent both drawbacks We propose to is closed and switches s, and s, are open. Then, the 
use the threshold elements introduced by Arnout and current charging c, is 1,.2 When the op-mp input is 
de Man for modeling digital MOS circuits [20]. These lower than - d- ,  the charging current is 1. Finally, if the 
lators [24], [25]. For the we will charging current depends linearly on U,. It should be noted 
that asymmetries in the slewing behavior are modeled by reproduce herein the definition of such elements. 
this circuit by means of the two constant sources (I, and 
The nonlinear voltage-controlled current source, 
kinds of components are available in several timing simu- input voltage is in the interval f (- d- ,  d+ ), the 
Of 
Definition I :  
I,) and two switches ( S ,  and S,). This allows a slew 
( 7 4  
Here we assume that the current flowing through the resistor R ,  is 
= TR(u" E ). (7b) neilected. As a matter of fact, the highest value of this current is given by 
E + / R , ,  while the value of I, is given by I, - SR+C,, where SR' is the 
properly designed op amp, we can neglect the current fl&&g throuz 
U, > E { y :  elsewhere 
linearly controlled source for modeling the low-frequency 
q i ! ( u t ,  E )  = 
Fig. 9 shows the new macromodel. Note that we use a Value of the POSitive-go~g slew rate. As SR+ E + / ( R  c for eve 
R,. 
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Fig. 9. Basic digtally controlled op-amp macromodel: (a) circuit diagram using analog switches; (b) electrical to logical 
converter for obtaining the variables Z,-Z,; (c) electrical to logical converter for obtaining Z , ;  and (d) truth table for the 
digital part of the circuit in Fig. 9(c). 
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Control 
stage 
level 
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Fig. 10. Conceptual block diagram showing the architecture of the macromodel proposed in this paper. 
enhancement in one direction and a slew degradation in 
the other, as is observed in practice [26]. 
The other nonlinearities are implemented by the switch 
SI, the corresponding control circuit being the one shown 
in Fig. 9(c). Since S,  is connected in series to the capacitor, 
no charge is flowing into Ca in the case when U ,  is at one 
of the output saturation levels. Thus, both the output-volt- 
age saturation mechanism and the charge limitation mech- 
anism are simultaneously implemented by S,. For a better 
understanding of how the controlling circuit of t h s  switch 
works, we must refer to Fig. 9(d), where its truth table is 
represented. From this last figure, we see that the logic 
variable depends on both the op-amp differential input 
voltage and the op-amp output voltage. The dependence 
on U ,  is obtained through the upper threshold elements, 
while the dependence on ua is obtained via the lower ones. 
The different element values for the basic macromodel 
can be calculated from the data sheets using the following 
equations: 
(8) 
Ga 
- = Aowl 
c a  
(9) 
If I r  
'a  'a 
d - = f = -  (10) 
GaRa = A ,  
- SR' - = SR- _
I SR- I ,  SR' d + = - = -  
' a  ' 0 0 1  Ga A0w1 
where A ,  is the dc gain of the op amp, w1 is the low- 
frequency pole, and SR' (alternatively S R - )  is the posi- 
tive-going (negative-going) slew rate. 
D. Extending the Capabilities of the Macromodel 
Note from Fig. 9 that there are four different stages in 
the new macromodel. A block diagram illustrating the way 
these stages are interconnected is shown in Fig. 10, where 
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Fig. 11. Circuit diagram for the input stage of the enhanced macromodel. 
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Fig. 12. Circuit diagram showing the intermediate stage to be used in case a hi frequency pole is included in the 
small-signal frequency response of the macromodef? 
we distinguish two different levels: a) an electrical level 
comprising the input, intermediate, and output stages, and 
b) an electrical-logical level comprising the control stage. 
The different stages in either the electrical or the electri- 
cal-logical level are connected by voltage-controlled 
sources. In the next paragraphs we will show how to 
modify the different stages in order that all the relevant 
characteristics of the op-amp performance-with the ex- 
ception of noise and thermal effects-can be modeled in a 
way compatible with timing simulators. 
I. Modifications of the Input Stage: Taking into account 
considerations reported elsewhere [7], [15]-[18], we pro- 
pose the input stage shown in Fig. 11. It simulates the 
finite input bias current, the offset voltage, the common- 
mode gain, the differential-mode input resistance, and the 
common-mode input resistances. By elementary analysis of 
the circuit in Fig. 11 and assuming G,, e 2, we find 
U+ + ul: 
.,=(U' -U1:)+- 
2 
and thus it follows that 
1 
Gcm = - 
CMRR 
= V,, = offset voltage (12) 
where both the common-mode rejection ratio (CMRR) 
and the offset voltage can be read from the op-amp data 
sheets. With regard to the other elements appearing in Fig. 
11, their values can be directly obtained from the corre- 
sponding parameters in the data sheets. 
2. Modifications of the Intermediate Stage: The small- 
signal frequency response of the basic macromodel in Fig. 
9 is given by 
a1 
which accounts for a phase shift of 90" at the unity-gain 
frequency, i.e., at a frequency such that lA(juOdB) =11. The 
excess phase shift appearing in practical op amps can be 
modeled by including one or more high-frequency poles in 
the macromodel frequency response. Fig. 12 shows the 
intermediate stagerfix a case in which a two-pole behavior 
is exhibited- additional high-frequency poles can be in- 
cluded by adding more stages as the one on the right side 
of Fig. 12. The small-signal frequency response of a mac- 
romodel including the intermediate stage of Fig. 12 is 
given by 
- A0 - CI b A ( s )  = 
(1 + sRaCu)(l + sRbcb) 
[I+ :][I+ ;] . 
(14) 
If we choose GbRb =1, then @)-(lo) are still applicable. 
The values of the elements Rb, Gb, and cb can be calcu- 
lated using 
1 
R,= - 
O2'b 
1 
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Fig. 13. Alternative circuit diagrams for the output stage of the enhanced macromodel: (a) circuit for modeling the finite 
output resistance; and (b) circuit for modeling both the finite output resistance and the high-frequency pole. 
where the value of w2 can be either read from the data 
sheets or calculated using the unity-gain frequency wo,, 
and the phase margin am. As a matter of fact, assuming 
w2 >> wl, we get 
1 
OdB 
w2- 1 = -tg [ ; -am]. 
w 
3. Modifications of the Output Stage: In Fig. 13 we show 
two alternatives for modeling op-amp output stages. In 
both cases, we assume that the dc gain of the output stage 
is unity, i.e., we choose GcRo=l,  which ensures that 
(8)-(10) remain valid. Note that the circuit in Fig. 13(b) 
introduces a high-frequency pole in the small-signal op-amp 
frequency response. Thus, it can be used as an alternative 
way to include the second pole influence, instead of using 
the intermediate stage in Fig. 12. This alternative scheme is 
specially suited for those cases where only capacitive loads 
are significant, as happens in MOS op amps used in 
switched-capacitor circuits. The design equations are the 
following: 
where (17a) is valid for both circuits in Fig. 13 and (17b) is 
only valid for the one in Fig. 13(b). In the latter case, C, is 
the load capacitor and a, can be either directly read from 
the data sheets or calculated using (16). 
4. Modifications of the Control Stage: The modifications 
of the control stage to be considered herein account for a 
more detailed modeling of the op-amp dynamic behavior 
when the output voltage is at any of the saturation states 
(either positive or negative), and it is driven out of this 
state. This has not yet been studied in detail, but in some 
cases it becomes important enough to justify its modeling. 
For instance, in [19] we have shown that frequency errors 
can appear when designing op-amp-based oscillators if 
these dynamics are not taken into account. Also, we have 
found that the effect of this is a time delay when leaving 
the saturation region. That delay is not symmetric; instead, 
it is in general different for the positive-going output and 
Fig. 14. Circuit diagram for a positive gain amplifier reahzed using an 
OP amp. 
for the negative-going one. The way we have chosen for 
incorporating this effect is a delay associated with the logic 
variables labeled as K ,  and K ,  in Fig. 9. It can easily be 
included in the model for the logic elements used in 
DIANA. 
IV. MACROMODEL PERFORMANCE 
The validation of a new macromodel has to be done at 
different levels. First of all, we need to investigate the 
qualitative and the quantitative performance of the model 
referred to the electrical characteristics of actual op amps. 
A second point is the comparison between the macromodel 
and device-level models, the keys being here the accuracy 
as well as the simulation speedup. Finally, the performance 
and properties of the new macromodel have to be com- 
pared with those from other macromodels previously pro- 
posed in the literature. Concerning these aspects, we have 
carried out many experiments. In particular we will in- 
clude herein several examples that we consider significant 
for validating our macromodel. 
A.  Positive Gain Amplifiers 
The circuit of Fig. 14, for a value of K = 3.5, has been 
built using off-the-shelf components (pA741 for the op 
amp). The agreement between the circuit and the model 
performances was found to be excellent; specifically, Fig. 
15 shows a case for which other op-amp macromodels are 
less accurate than ours, namely, for a 10-V square wave of 
10 kHz. Fig. 15(a) corresponds to the experimentally ob- 
served output waveform, Fig. 15(b) depicts the response 
for one of those macromodels-in this case, it was ob- 
tained using the model by Weil and McNamee [7] in 
SPICE2, and Fig. 15(c) plots the output as obtained by our 
model when implemented in DIANA. As can be seen from 
this figure, a delay due to the output saturation dynamics 
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Fig. 15. Experimental and simulation results for the positive-gain amplifier: (a) measured waveforms showing a delay in the 
output response corresponding to the falling edge of the input; (b) simulation results obtained using SPICE2 and the model 
by Weil-McNamee [7]; and (c) simulation results obtained using DIANA and the new model. 
Fig. 16. Circuit diagram for a phase-compensated positive-gain amplifier [27] 
is shown by the actual circuit as well as by our macro- 
model. Weil-McNamee's model fails in exhibiting that 
effect. 
Consider now the composite amplifier in Fig. 16 [27]. 
We have selected K ,  = K ,  = 3 and built the circuit by 
using a pA747. Fig. 17(a) shows the experimental wave- 
forms observed when a sinusoidal input of 6 V and a 
frequency of 10 kHz is applied. Fig. 17(b) depicts the 
corresponding waveforms obtained when using our model 
in DIANA. 
B. Wien -Bridge Oscillator 
Using a pA741, we have compared an experimental 
circuit for the Wien-Bridge oscillator with its model fol- 
lowing our approach. A detailed consideration of many 
circuit value combinations can be found in [19]. Table I1 
shows a comparison made by using the macromodels in [ l ]  
and [7], the new macromodel, and the empirical results for 
several designs. The errors in predicting both the ampli- 
tude and the frequency of every oscillator prove the super- 
ior performance of our approach. Fig. 18 shows the wave- 
forms for a particular design condition, namely for 
( 1 / R C )  = 71 269 s - l  and K = 3.5. Fig. 18(a) corresponds 
to the experimental result. Fig. 18(b)-(c) has been ob- 
tained using special-purpose programs [I 91 and shows the 
simulation results when using either our model (Fig. 18(b)) 
or the model in [l] (Fig. 18(c)). Finally Fig. 18(d)-(e) 
shows the results obtained when using our model in 
DIANA (Fig. 18(d)) and when using the model in [7] in 
SPICE2 (Fig. 18(e)). 
C. A MOS Unity-Gain Buffer 
The experimental comparisons we have detailed above 
exclusively deal with bipolar op amps. The new model is 
also suitable for MOS amplifiers. To illustrate this we have 
selected one of the four NMOS op amps given in [5], 
namely, the so-called design D. This is a case where the 
settling behavior corresponds to a two-pole transient char- 
acteristic. The amplifier was connected in a unity-gain 
configuration and driven by a positive voltage step of 1 V. 
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v o l t s  
0 1B-3 
(a) (b) 
Fig. 17. Experimental and simulation results for the circuit in Fig. 16 (4 = K, = 3 when driven by a sinusoidal voltage of 
6-V amplitude and 10-kH.z frequency: (a) measured waveforms; and (b) mrrespoad$e simulated waveforms obtained using 
our model in D I A N A .  
TABLE I1 
EXPERIMENTAL AND SIMULATION RESULTS FOR DIFFERENT 
OSCILLATOR FREQUENCIES AND DIFFERENT 
OP-AMP MACROMODELS 
I Experimental results ~ Errors for the model I Errors for the model i E r r o r s f o z I  
(b) (C) 
n (- 1.4 1 “a’ “Olta , i \  Va.  v o l t s  1 
‘\, 
! 
0 /’ 
I ‘I 
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1 I 
1- 
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7514,  1508-6 
( 4  
Fig. 18. Experimental and simulation results for the Wein-Bridge oscillator with (l/RC) = 71 269 s-l and K = 3.5: (a) 
measured waveform for the differential in ut of the o amp; (b) simulation result using our model in a special-purpose 
p r r a m ;  (c) simulation result using the Ciua-L.iu mot!) [l] in a special-purpose program; (d) simulation result using our 
m el in DIANA; and (e) simulation result using the Weil-McNamee model [I in SPICE2. 
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time, mec 
50& 
Fig. 19. Simulation results for a NMOS op am connected in a unity-gain configuration and driven by a positive voltage 
step. The results obtained using the new modepin DIANA have been superimposed on those using the model from [5] in 
SPICE2. 
Volt. 
(c) 
Fig. 20. Simulation results for a CMOS op amp connected in a uni 
corresponding wavetporms tor the new model. 
gain configuration and driven by a square wave of 6-V 
am litude: (a) input and ou ut waveforms for the device-level m a l l ;  (b) corresponding waveforms for the model from [5]; 
Since in [5] the actual output was compared with the 
macromodel reported there, we have compared in Fig. 19 
the output given by our macromodel with the output 
obtained from the macromodel in [5, fig. 31. 
As can be seen from Fig. 19, the performance of the new 
model when simulating MOS amplifiers is similar to that 
of the model in [ 5 ] ,  this latter model being specially suited 
for MOS op amps. A new experiment will show that, 
under very large input signals, the new model performs in 
a more accurate way than the model in [5] .  We have 
considered a two-stage CMOS amplifier [28], and have 
designed it to exhibit the following specifications: 
A, = 92 400, 
w1 = 277 x 38.9 s-1 
w, = 2 Q x 2.4 X lo6 s - 
E + =  E - =  5 V 
R,, = 4.53 x 105 P 
SR+ = 6.8 V/ps 
SR- = 14.8 V/ps. 
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We connected the op amp in a unity-gain configuration 
and drove it using a square wave of 6-V amplitude and 
zero offset. Fig. 20(a) shows the output waveform obtained 
using the device-level model in SPICE2. Fig. 20(b) shows 
the result obtained when the op amp is simulated by the 
model in [5]. Finally, Fig. 20(c) shows the corresponding 
result obtained when using our model in DIANA. 
D. A Comparison in Terms of CPU Time 
It is difficult to carry out an exact comparison of our 
macromodel versus other macromodels in terms of CPU 
time. One of the reasons for this is that a unique standard 
simulation program cannot be used to evaluate all of them. 
In fact, as we have asserted in the introduction, our 
macromodel is intended to be used in a hybrid simulator, 
part of its benefits being the higher speed of such simula- 
tors as compared with electrical-level simulators. However, 
it is interesting to make some additional considerations. 
Summarizing our observations of many simulation runs 
of SPICE2 using bipolar and MOS device-level models of 
the macromodels in [3], [5], and [7], we can conclude that 
among them, the macromodel by Weil-McNamee is the 
fastest one. Taking this into account, we have used a 
special-purpose program written by us to compare this 
latter macromodel and our model in a unified framework 
[19]. Thus, we have found a CPU time ratio between our 
model and that of Weil-McNamee which ranges favorably 
to ours from 4 to 6 times. It should be noticed that a 
comparison between SPICE2 and DIANA has no meaning 
at all concerning the macromodels themselves, since there 
are factors affecting the CPU time that are inherent to 
each program. Anyway, we have made this comparison 
and found that, for the same degree of precision, our 
macromodel in DIANA runs from 2 to 4 times faster than 
the ones from [3], [5], and [7] when running in SPICE2, 
those macromodels being on average four times faster than 
the device-level models (SPICE2). The first factor tends to 
be even higher when the op amp is driven into operation 
regions where a combination of several nonlinearities ap- 
plies. Also, the second factor depends on both the number 
of transistors and its type (either bipolar or MOS). Further 
improvements in CPU time can be obtained under some 
circumstances if we substitute each switch S,  and S,  
in Fig. 9(a) and the corresponding control logic by 
two single-threshold controlled switches connected in 
series- S,,, S,, and S2,, S,,, respectively. The voltage con- 
trolling the switches s,, and s,, should be U,, the corre- 
sponding thresholds being - d -  and d+ ,  respectively. On 
the other hand, switches S,, and S,, should be controlled 
by the voltage at the input of switch S,  in Fig. 9(a), the 
thresholds being - E -  and E+,  respectively. For example, 
CPU time can be reduced by a factor of 2.5 when using 
this strategy in the circuit of Fig. 16. 
Concerning computer time, a major advantage of our 
macromodel is that it allows us to include a precise simula- 
tion of the analog part of an analog/digital chip in a 
simulation run where the digital part is simulated at the 
timing level (or even at the logical level). We foresee an 
important overall speedup for such large circuits. 
V. CONCLUSIONS 
A new macromodel has been presented, incorporating 
1) its precision is equal to or hgher than that of other 
macromodels previously proposed; 
2) it is suited for switch-level simulations, allowing 
both a precise waveform prediction and a low com- 
putation time; 
it gives faster response time as compared with other 
known macromodels; and 
it resorts for the first time to digital components for 
simulating analog building blocks, thus broadening 
the perspective of macromodeling of analog circuits. 
The model still is described by a set of nonlinear equa- 
tions that describes the op-amp behavior, thus allowing the 
designer to handle them for synthesis purposes. Further- 
more, its efficiency relies on the implementation of every 
nonlinearity by a combination of linear control sources 
and standard digital components. 
the following interesting features: 
3) 
4) 
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